Study of dynamics of charge trapping in a-Si:H/SiN TFTs by Merticaru, A.R. et al.
Study of dynamics of charge trapping in 
a-Si:H/SiN TFTs 
 
A.R.Merticaru, A.J.Mouthaan, F.G.Kuper 
 
University of Twente 
P.O.Box 217, 7500 AE Enschede 
Phone:+31 53 4892754 Fax: +31 53 4891034 
E-mail: a.r.merticaru@el.utwente.nl 
 
Abstract - In this paper we present the study of 
the failure mechanism responsible for long-term 
degradation that ultimately leads to instability in a-
Si:H/SiN TFTs. The experimental data points we obtain 
by monitoring in-situ the drain current during gate bias 
stress (forward and reverse bias) and relaxation could 
not be fitted with the models existent in the literature. 
A new model that we have christened 
"Progressive Degradation Model" (PDM) emerged. The 
model makes use of Heimann-Warfield theory of 
trapping/detrapping front. PDM achieves a consistent fit 
to any bias condition showing that the degradation can 
be modelled quantitatively yielding the number of traps 
involved, their position and the charge dispersion 
coefficient. According to PDM the degradation of 
electrical response is a combined effect of a fast interface 
traps generation and a slow charge trapping at the 
created defect sites in a-SiN:H transitional region. 
Keywords - degradation, charge trapping, interface 
states, modelling 
1. INTRODUCTION 
Among all mechanisms responsible for TFTs 
degradation, the trapping instability is the most 
important for TFT applications since this occurs under 
normal operating conditions [1]. 
The TFTs in a LCD panel are operated under stress 
conditions both positive and negative gate biases. 
During the time from one pulse to another the gate is 
forward biased because it is expected that the positive 
and negative shifts in the threshold voltage will cancel 
each other. Considering the pulse mode operation of 
TFTs in switching applications the percentage decay 
in on-current values after normal duty cycles is a 
matter of importance. 
Many papers dedicated to the topic studied the 
threshold voltage shift in ac mode for short time 
pulses. Some papers reported current transients 
occurring in dc mode after stress switched-off and it 
was briefly explained as electron trapping within the 
gate insulator [2]. 
It is proofed that a-Si:H/SiN interface is the 
weakest point in the TFT reliability and that the 
performance it is affected by the traps located at the 
semiconductor/insulator interface. Even that it is 
considerable uncertainty about the structure of a-
Si:H/SiN interface it is widespread opinion that the 
interface is not abrupt but consist of transition regions 
It is still unclear how the density and energy 
distribution of interface defects can be correlated with 
the properties of this transition region but the states 
are described as being preferentially located to atomic 
steps at the a-Si:H/SiN interface [3]. Various electrical 
techniques have been proposed to locate and identify 
the traps. Interface traps can be detected by both 
capacitive and conductive methods (C-V, DLTS, CP) 
and the use of one or other method is intensively 
studied in the literature [4-5]. 
The experiment we proposed to study the 
degradation of the a-Si;H TFTs electrical parameters 
[6] is a long-time dc test unfurled without breaking of 
the measurement procedure. The top-gated 
commercial a-Si:H/SiN TFTs on glass substrate with 
same geometry (W/L=18/9) were subjected to 
repeated period of constant voltage stress and 
relaxation at different bias stress and different 
temperature stress with low drain bias. 
We performed the tests in 5 duty cycles. Each 
cycle consists of 4 alternative periods of positive 
stress (S+)/ relaxation (R+) / negative stress (S-)/ 
relaxation (R-) in S+ and S- the gate was forward 
respectively reverse biased with the same voltage 
while the drain was 0.5V and source grounded and in 
R+ and R- 1the three terminals were grounded. 
The stress and relaxation procedure are 
interrupted at selected time intervals to measure the 
source-to-drain current value Isd. 
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None of the degradation models could fit our 
experimental data. In consequence it is difficult to 
explain the experimental data using exclusively one of 
the models in the literature. 
In the followings we present the fundamentals of 
the tunnelling model within the model we propose to 
explain our experimental data herein called 
Progressive Degradation Model (PDM). 
2. THEORY AND MODELLING 
Defect creation at a-Si: H/SiN interface in a-Si: H 
channel described by stretched exponential equation 
β
τ 
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
−
sttIsd exp[~ appear to dominate at low gate 
voltages and to be temperature dependent and charge 
trapping at a-Si: H/SiN interface in a-SiN: H 
transitional layer described by logarithmic-time 
dependent equation )
*
1ln(~
τ
tstIsd + dominates at 
higher gate voltages (>50V) and is temperature 
independent [7-8]. 
None of the above equation fitted our experimental 
data and a simple model based on Heimann -Warfield 
tunnelling model [9] emerged. This model is 
appropriate for MIS capacitors and Si/SiO2 TFTs 
working in enhanced accumulation regime. 
Hypothesis of the model: the variation of M-I-S 
capacitance is negligible; n+contacts are stable 
contacts and do not degrade in time; the mobility does 
not vary throughout our measurements. The Fermi 
level can be considered fixed since it varies 
insignificantly; the interface states density is small and 
constant. 
In the tunnelling model the semiconductor carriers 
can tunnel inside the insulator without jumping the 
insulator energy barrier and move inside the insulator 
for a certain distance x0 before being trapped. The 
tunnelling distance calculated by Heimann is 1 Å. This 
value is 6 Å in Sands extended tunneling model [10] 
that supposed that the carriers are first captured on 
traps situated in the semiconductor before tunneling 
into deeper traps in the insulator. We use in our 
modeling the concept described by Heimann since in 
the time scale of our measurements the traps in the a-
Si: H have a filling and emptying time is in the range 
of 10-3 to 10-7 seconds [11], much smaller that the time 
scale in our experiment. 
In the context of tunnelling model we assume that 
the interface extends from the crystallographic 
interface into the insulator and in that region are the 
traps that exchange charge with a-Si: H channel during 
the time frame of our experiments. 
The probability that a carrier occupies a trap 
depends on the energy of the state in the band gap and 
trap occupation function that describes the probability 
as function of energy is derived from Shockley-Read-
Hall statistics [12]. 
K(E,x,t) is the occupation function denoting the 
probability that interface traps at energy E and time t 
are filled. The occupation function is considered as 
fraction of filled traps and it is implicitly assumed that 
all individual interface traps have the same capture 
cross section. 
According to the rate of occupation function equals 
the fractional rates for electrons capture and emission. 
The charge exchange with the valence band is to be 
neglected in the followings since only states in the 
upper part of the band gap of a-Si: H are probed:  
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The symbols represents: tv -electron thermal energy; 
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conduction band; 00)( x
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⋅= σσ  position dependent 
trap capture cross section [13]; sn - free channel 
electron concentration; cN - effective density of states 
in the conduction band; E - trap energy level below the 
conduction band where Ec=1.72eV,Ev=0V. 
The values used in our calculations are: 
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The capture of the electrons on traps situated in the 
insulator (trapping process) 
Initial conditions: 0≤t all the traps are empty; 
0>t a mobile charge density sn exists in a-Si:H 
channel 
Writing again the occupation function K(E,x,t) for 
the particular case of the capture process we have: 
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It is obvious that a sharp position-limit exists 
between the filled traps and the emptied ones and this 
limit is given by the collection of points 
0
0
)0ln( =−⋅⋅⋅
x
x
tsntv σ
 
So there are some points )(tcx  for whom the 
occupation function )(),,( EFtxEG →  for 
)(tcxx < and 0),,( →txEG for )(tcxx >  
So the capture line expression follows as: 
)0ln(0)( tsntvxtcx ⋅⋅⋅⋅= σ (5). 
Equation (5) can be rewritten as: 
)0ln(0)( tsntvxtcx ⋅⋅⋅⋅= σ (6). 
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Fig1.The time dependence of the capture line. 
In fig.1 the capture line that progresses 
logarithmically in time separating the traps in filled 
and empty ones describes the capture process of the 
carriers from a-Si:H channel into traps situated in the 
insulator a-SiN:H. 
The emission of the electrons from traps (de-
trapping process) 
Initial conditions: +≥ tt  0≅sn  the great majority 
of the carriers are trapped at the end of trapping 
process ),,(),0,( xtEGxEP += and a new occupation 
function results: 
)(1)(),,(),,( EnttvxextEGtxEP ⋅⋅⋅−⋅+= σ (7).  
For in the same considerations as above 
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Fig.2 The time and trap energy dependence of the 
emission line here for the energy range [0,1.72]  
 
Fig.3. The capture line (moves towards the bulk) and 
emission line (moves downwards) separate the empty from 
filled traps. 
All the traps in the area between interface (x=0) 
and the capture line and QEE = are filled at time t and 
all the traps situated in the area between interface, 
QEE = , xe(E,t) and xe (E,t‘)are traps that emit their 
charge in the time interval (t,t‘) (fig.3)2. 
Defining the fundamental concepts of capture and 
emission line we can go further in solving the trapping 
equation (3) for the particular cases of S- and R: holes 
trapping and de-trapping in the same way as for S+ 
and R. 
The scenario PDM assumes is that some of the 
weak and tensed Si-Si bonds located in the vicinity of 
the crystallographic interface on both a-Si :H and SiN 
sides are broken possibly due to the applied bias S+ 
even at low electric field. The electrons from the band 
tail states of a-Si:H conduction band use this atomic 
steps and tunnel the crystallographic interface. 
Afterwards they get trapped into the created (fast 
process) and existent defects into insulator transitional 
layer and insulator bulk (slow process). During R+ the 
electrons are released from the traps. Those released 
electrons close enough to the crystallographic 
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interface tunnel directly back to the conduction band 
tail states and the electrons trapped by deeper traps 
move by hopping towards the interface. In the next 
sequence S- more electrons are energetically able to 
de-trap and once at the interface the reverse applied 
field sweeps them out in the conduction band of a-
Si:H. It is not enough evidence in the literature that 
some Si-Si bonds may recover and become stable by 
applying a reverse field but some work report a kind 
of annealing of the defects during reverse field 
experiments [14-15]. During R- neighbouring traps 
trap the electrons that did not succeed in tunnelling the 
interface in S-. This shall be a process that easily 
saturates because there are only a small number of 
electrons confined at the interface in S- to be captured 
by interface defects.  
PDM assumes that the interface traps are uniformly 
distributed over the energy range of Eg=1.72eV but 
exponentially distributed over distance with a decay 
length d from the interface.  
d
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etDDtxD
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D0 is the linear distributed bulk insulator traps and 
Dint is the exponentially distributed interface traps 
with a decay length d=6 Å.  
At very small times 0intint DD = interface trap 
density is a constant ~102 times higher than D0 but for 
longer times (tens of seconds) it depends on the stress 
time αtDtD ⋅= 0int)(int (12) where Dint0 is the initial 
interface trap density. The time dispersion coefficient 
α>0 if Vg>0 or α<0 if Vg<0. This quantity 
corresponds to trap creation during S+ respectively 
trap recovery during S-. 
To describe the trapping and de-trapping processes 
we use the concepts of capture and emission lines as 
defined above. The trap creation and recovery are 
independent from trapping and de-trapping of the 
carriers. 
The time-dependence of the source-to-drain current 
is modelled as a time continuous function for the 
periods of time corresponding to positive stress (S+), 
relaxation (R), negative stress (S-). 
We present below the results of a modelling on a 
test at Vg=25V, Vd=0.5V, Vs=0V with total stress time 
~5000s at room temperature. The measurements 
during stress periods were taken by HP Parameter 
Analyser from 10 to 10 s in a total time of 100s each 
stress period and the measurements during relaxation 
periods were taken from 30 to 30 s in a total time of 
300s each relaxation period.  
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For the 1st cycle in the test the function is listed in 
(12) where I0=1.48⋅10-8A is the very first measurement 
on the device, prior to the test; t+=144s, tr=484s, t-
=628s, tend=968s is the end time of the 1st cycle, 
xc=1.8⋅10-7 cm. G(E,x,t) and P(E,x,t) are the trap 
occupation function for S+ and R+ according with (4) 
and (7) and Q(E,x,t) and W(E,x,t) are the mirroring 
occupation functions for S- and R-. The values of D0,α 
and Dint0 are calculated using Mathcad Genfit. 
 
Fig.4. The first cycle of test (crosses-experimental data 
and line-model) 
We got a good fit for the stress period and a small 
displacement of the fitted curve from the experimental 
data for the relaxation period. This can be attributed to 
the fact that we still introduce a small stress during the 
relaxation because of the measurement. 
 
Fig.5. The 5 cycles of stress (modeled data) 
In fig.4 is obvious that the recovery rate is smaller 
than the defect creation rate. This means that by time 
more defects are created than can be recovered. The 
descendent trend of the test pattern (fig.5) could be 
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explained as the increase in the number of created 
defects in respect with the number of recovered 
defects.  
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Fig.6. The evolution of time coefficient in each cycle 
(α>0 for S+ and α<0 for S-) 
In the light of our model the rate of defect creation 
should be higher than the rate of defect recovery. 
After the 3rd cycle the process seems to equilibrate and 
we presume that at very long test time (e.g.24h) the 
process will saturate. That means that by increasing 
the stress time the bulk effects will overcome the 
interface states effect (fig.6) 
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Fig.7.The computed rapport Dint0/D0 in S+ period of each 
cycle(Dint0 order of magnitude 1017cm-3eV-1 and D0order of 
magnitude 1014cm-3eV-1 ) . 
Our model shows that Dint0/ D0 rapport is decreasing 
in time apparently exponential (fig.7). 
Modeling of each duty cycle in the chosen test 
shows that the increase in Dint(t)  value due to the 
applied stress leads to Isd decrease. This fast process is 
related to the a-Si :H/SiN interface where by interface 
we understand the extended region from the 
crystallographic interface towards SiN bulk and it is 
initiate the degradation i.e. the percentage decay of Isd. 
Since that region extends spatially by time the charge 
exchange between interface defects and a-Si:H 
channel limits in time since the number of bulk defects 
increases in respect with the created interface defects. 
This second process is slower than the first one and it 
is related with SiN transitional region. 
3. Conclusion 
In each cycle the Isd presents a similar logarithmic-
like pattern with abrupt decrease during S+ and abrupt 
increase during S- and non-exponential R+ and R-. 
The overall picture in 5 cycles of Isd presents a 
descendent trend with a slope that increase increasing 
the stress temperature. No relevant dependence of the 
slope on the applied bias was found. 
In the data test two regions corresponding to S+/R 
electrons trapping/detrapping and S-/R holes 
trapping/detrapping appear distinctively suggesting 
that 1)R processes depends on the previous gate stress 
in the sense that R after S+ is more effective in 
recovery of the Isd that R after S- that tends to saturate 
after tens of seconds of gate grounding; 2)S+ and S- 
are similar processes comprising a fast period 
followed by a slow period but they occur with 
different speed in the sense that S+ process is faster 
than S- process that tends to saturate slowly after 
hundred seconds of applied stress. 
In our model we explain the long time degradation 
of the source-to-drain current at gate biases lower than 
critical in a-Si:H/SiN TFTs as a combined effect of 
field-induced trap creation at a-Si:H/a-SiN:H interface 
and charge trapping at the defect site into a-SiN:H 
transitional layer. 
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